

UNITED STATES PATENT APPLICATION

FOR

METHOD AND CIRCUIT FOR ALLOWING A MICROPROCESSOR TO CHANGE  
ITS OPERATING FREQUENCY ON-THE-FLY

Inventors:

Bert S. Sullam

Prepared by:  
WAGNER, MURABITO & HAO, LLP  
Two North Market Street  
Third Floor  
San Jose, California 95113  
(408) 938-9060

1  
2  
3  
4  
5  
6                   **METHOD AND CIRCUIT FOR ALLOWING A MICROPROCESSOR TO**  
7                   **CHANGE ITS OPERATING FREQUENCY ON-THE-FLY**  
8  
9  
10  
11

12                   **CROSS REFERENCE TO RELATED DOCUMENTS**

13                   This application is related to and claims priority benefit of U.S. Provisional  
14                   patent application serial no. 60/243,708, filed October 26, 2000, entitled "Advanced  
15                   Programmable Microcontroller Device" to Snyder, et al., which is hereby  
16                   incorporated herein by reference.

17  
18                   **COPYRIGHT NOTICE**

19                   A portion of the disclosure of this patent document contains material which  
20                   is subject to copyright protection. The copyright owner has no objection to the  
21                   facsimile reproduction of the patent document or the patent disclosure, as it  
22                   appears in the Patent and Trademark Office patent file or records, but otherwise  
23                   reserves all copyright rights whatsoever.

24  
25                   **FIELD OF THE INVENTION**

26                   This invention relates generally to the field of providing clocking signals to  
27                   microprocessors. More particularly, this invention relates to an apparatus and  
28                   method for a processor to change the processor clock speed in a microcontroller  
29                   on the fly.

## BACKGROUND OF THE INVENTION

Microcontrollers are utilized in increasing numbers to carry out a wide range of programmable operations. In some operations, perhaps especially those requiring minimum power consumption, it is desirable for the microcontroller to be able to change its own clock frequency. This is advantageous since reduced clock speed usually translates to lower power consumption. The clock can be increased in frequency when high computation power is required or when certain microcontroller circuitry must operate at a high speed, and the power can be reduced by reducing the clock speed at other times.

In order to effect a change in clock speed, a smooth speed transition should take place in order to avoid clock "glitches" that can result in processor malfunctions and even potentially lock up the circuitry. In addition, it is desirable that any circuitry provided for manipulation of the clock speed should be simple and occupy minimal die area in the finished microcontroller.

## SUMMARY OF THE INVENTION

The present invention relates generally to clock circuits for integrated processors. Objects, advantages and features of the invention will become apparent to those skilled in the art upon consideration of the following detailed description of the invention.

In one embodiment consistent with the present invention, a circuit that permits a processor in a microcontroller to adjust its clock speed on the fly. A processor receives a current clock signal and a phased current clock signal from a speed selection switch. A new speed selection switch provides a new clock signal and a phased new clock signal for comparison with the current clock signals. When the states of the current and new clocks appropriately align after issuance of a control signal from the processor, the new speed is switched into the current speed switch to permit the clock speed to change without producing spurious signals that can cause unpredictable action in the processor. This

1 advantageously allows the microcontroller to adjust its clock speed under program  
2 control.

3 In an embodiment consistent with the present invention, a circuit that allows  
4 a processor forming a part of a microcontroller to change its operating frequency  
5 includes a clock generator generating a plurality of clock signals at a plurality of  
6 frequencies. A first switch receives the plurality of clock signals and selects one  
7 of the clock signals as an output thereof to be the current clock according to a  
8 current speed select signal. A current speed latch stores the current speed select  
9 signal. A first phase shifter shifts the phase of the current clock to produce a phase  
10 shifted current clock. A second switch receives the plurality of clock signals and  
11 selects one of the clock signals as an output thereof to be the new clock according  
12 to a new speed select signal. A new speed register stores the new speed select  
13 signal. The new speed select signal is produced by the processor and stored in the  
14 new speed register. A second phase shifter shifts the phase of the new clock to  
15 produce a phase shifted new clock. A logic circuit receives the current clock, the  
16 phase shifted current clock, the new clock, the phase shifted new clock and a  
17 signal from the processor directing a speed change as inputs thereto for producing  
18 a signal latching the new speed into the current speed latch at a point in time after  
19 the speed change signal when the current clock, phase shifted current clock, the  
20 new clock and the phase shifted new clock have the same state.

21 A method for a processor forming a part of a microcontroller to change its  
22 clock frequency consistent with an embodiment of the present invention, includes  
23 at the processor, receiving a clock signal; determining that the clock frequency is  
24 to be changed under program control; storing a new clock frequency signal in a  
25 new speed register; issuing an I/O write command indicating that the clock  
26 frequency is to change; in a logic circuit, examining a current clock signal, a new  
27 clock signal, a phase shifted current clock signal and a phase shifted new clock  
28 signal; when the current clock signal, the new clock signal, the phase shifted  
29 current clock signal and the phase shifted new clock signal reach predetermined  
30 states, latching the new clock frequency signal into a current clock speed latch;

1 and at a switch, receiving an output from the current clock speed latch and  
2 changing a switch setting in response thereto, the switch setting determining the  
3 speed of the clock signal.

4 The above summaries are intended to illustrate exemplary embodiments of  
5 the invention, which will be best understood in conjunction with the detailed  
6 description to follow, and are not intended to limit the scope of the appended  
7 claims.

8

#### 9 BRIEF DESCRIPTION OF THE DRAWINGS

10 The features of the invention believed to be novel are set forth with  
11 particularity in the appended claims. The invention itself however, both as to  
12 organization and method of operation, together with objects and advantages  
13 thereof, may be best understood by reference to the following detailed description  
14 of the invention, which describes certain exemplary embodiments of the invention,  
15 taken in conjunction with the accompanying drawings in which:

16 **FIGURE 1** is a circuit block diagram of a clock change circuit consistent with  
17 an embodiment of the present invention.

18 **FIGURE 2** is a timing diagram illustrating the operation of the circuit of  
19 **FIGURE 1**.

20 **FIGURE 3** is a flow chart of a process consistent with an embodiment of the  
21 present invention.

22 **FIGURE 4** is a circuit diagram of an alternative logic circuit arrangement for  
23 an embodiment of the present invention.

24 **FIGURE 5** is another circuit diagram of another alternative logic circuit  
25 arrangement for another embodiment of the present invention.

26

#### 27 DETAILED DESCRIPTION OF THE INVENTION

28 In the following detailed description of the present invention, numerous  
29 specific details are set forth in order to provide a thorough understanding of the

1 present invention. However, it will be recognized by one skilled in the art that the  
2 present invention may be practiced without these specific details or with  
3 equivalents thereof. In other instances, well known methods, procedures,  
4 components, and circuits have not been described in detail as not to unnecessarily  
5 obscure aspects of the present invention.

6

## 7 NOTATION AND NOMENCLATURE

8 Some portions of the detailed descriptions which follow are presented in  
9 terms of procedures, steps, logic blocks, processing, and other symbolic  
10 representations of operations on data bits that can be performed on computer  
11 memory. These descriptions and representations are the means used by those  
12 skilled in the data processing arts to most effectively convey the substance of their  
13 work to others skilled in the art. A procedure, computer executed step, logic block,  
14 process, etc., is here, and generally, conceived to be a self-consistent sequence  
15 of steps or instructions leading to a desired result. The steps are those requiring  
16 physical manipulations of physical quantities.

17 Usually, though not necessarily, these quantities take the form of electrical  
18 or magnetic signals capable of being stored, transferred, combined, compared, and  
19 otherwise manipulated in a computer system. It has proven convenient at times,  
20 principally for reasons of common usage, to refer to these signals as bits, values,  
21 elements, symbols, characters, terms, numbers, or the like.

22 It should be borne in mind, however, that all of these and similar terms are  
23 to be associated with the appropriate physical quantities and are merely convenient  
24 labels applied to these quantities. Unless specifically stated otherwise as apparent  
25 from the following discussions, it is appreciated that throughout the present  
26 invention, discussions utilizing terms such as "processing" or "computing" or  
27 "translating" or "calculating" or "determining" or "storing" or "issuing" or  
28 "recognizing" or the like, refer to the action and processes of a computer system,  
29 or similar electronic computing device, that manipulates and transforms data  
30 represented as physical (electronic) quantities within the computer system's

1 registers and memories into other data similarly represented as physical quantities  
2 within the computer system memories or registers or other such information  
3 storage, transmission or display devices.

4

5 **METHOD AND CIRCUIT FOR ALLOWING A MICROPROCESSOR TO CHANGE**  
6 **ITS OPERATING FREQUENCY ON-THE-FLY IN ACCORDANCE WITH THE**  
7 **INVENTION**

8 While this invention is susceptible of embodiment in many different forms,  
9 there is shown in the drawings and will herein be described in detail specific  
10 embodiments, with the understanding that the present disclosure is to be  
11 considered as an example of the principles of the invention and not intended to limit  
12 the invention to the specific embodiments shown and described. In the description  
13 below, like reference numerals are used to describe the same, similar or  
14 corresponding parts in the several views of the drawings.

15 Referring now to **FIGURE 1**, a circuit 100 for effecting the processor  
16 controlled clock speed manipulation of certain embodiments of the present  
17 invention is illustrated. A master clock 104, such as a crystal oscillator or other  
18 oscillator, provides a master clock signal 108 to a clock generator circuit 112. The  
19 clock generator circuit 112 produces a plurality of clock signals 114, 116 through  
20 120 as illustrated. This can be readily accomplished using a series of flip flops with  
21 an output of the flip flops being tapped to provide each of the available clock  
22 signals at lines 114, 116 through 120. In certain preferred embodiments, eight  
23 such signals are provided with eight varying frequencies. The clock signals 114,  
24 116 through 120 are provided to a current speed switch 124 and to a new speed  
25 switch 128. The current speed switch selects one of the input clock signals 114,  
26 116 through 120 as its output under control of a current speed signal 130. The  
27 current speed signal 130 is retained in a latch, referred to herein as current speed  
28 latch 132. The current speed latch 132 is a three bit latch in accordance with the  
29 current invention to provide for a three bit signal 130 that can select one of the eight

1 input clock signals 114, 116 through 120, but of course this is not to be limiting  
2 since the size of the latch and the number of generated clock frequencies can be  
3 readily varied by those skilled in the art.

4 The new speed switch 128 also selects one of the input clock signals 114,  
5 116 through 120 as an output thereof under control of a new speed signal 136. The  
6 new speed signal 136 is stored in a new speed register 140 under the direction of  
7 the microcontroller's processor 144. Again, in the preferred embodiment of eight  
8 clock signals, a three bit new speed control signal 136 is used and is stored in a  
9 three bit new speed register 140. The new speed register 140 stores a clock speed  
10 select signal generated by the processor 144 of the microcontroller and  
11 communicated to the new speed register 140 over the processor data bus 146.  
12 The selected current speed at switch 124 is provided as an output at 150 to clock  
13 the processor 144 and any other circuitry that needs to be driven by this clock  
14 signal. The clock signal 150 is also applied to a phase shifter circuit 154, which in  
15 the preferred embodiment may simply be a fixed delay, to produce a phase shifted  
16 version of the current clock at 158. The signal for the current clock is designated  
17 CLK appearing at 150 and the phase shifted clock at 158 is designated CLKP. In  
18 a similar manner, under direction of the new speed signal 136, new speed switch  
19 128 selects one of the input clocks 114, 116 through 120 as an output at 160 which  
20 is designated to be signal NEW. The signal NEW at 160 is also applied to a phase  
21 shifter at 164, which in the current embodiment may also be a simple fixed delay,  
22 to produce the signal at 168 designated NEWP which is a phase shifted version of  
23 the new clock.

24 The new speed signal at 136 is also applied as an input to the current speed  
25 latch 132. However, the new speed is only latched into the current speed latch  
26 132, thereby changing the current speed produced by current speed switch 124, as  
27 a result of receipt of a latch signal at 174 produced by a logic circuit. In the  
28 preferred embodiment, the logic circuit comprises a simple five input NOR gate 180  
29 that receives the clock signals CLK, CLKP, NEW and NEWP as well as an I/O  
30 write signal produced by the processor 144.

1           The NOR gate implementation 180 of the present invention should not be  
2           considered limiting since other logic configurations can also be used. However, the  
3           NOR gate 180 is a very simple implementation for the present invention occupying  
4           very small amounts of the microcontroller's die area. The I/O write signal 184 from  
5           processor 144 is a normally low logic state in this embodiment, but the processor  
6           toggles to a logic high state briefly and then returns to the low state to indicate that  
7           the frequency change should be carried out. At a time just prior to (or simultaneous  
8           with) generating the low going transition of the I/O write signal 184, the processor  
9           144 stores the new clock speed in new speed register 140 via the processor data  
10           bus 146 and the new speed is directed to the new speed switch 128 by new speed  
11           signal 136.

12           Thus, at the time of the I/O write signal, the logic gate 180 is receiving both  
13           of the current clocks as well as both of the proposed new clocks. In the current  
14           implementation, once the I/O write signal returns to a logical low state, a latch  
15           signal 174, latching the new speed into the current speed latch 132, is produced the  
16           next time all four of the clock signals (CLK, CLKP, NEW and NEWP) are at a logic  
17           low level. At this point, the low going transition of latch signal 174 causes the  
18           current speed latch 132 to accept the new speed signal 136 as its stored value  
19           produced at 130.

20           Referring now to **FIGURE 2**, a timing diagram illustrates the events leading  
21           to a change in clock speed in one embodiment. The master clock 108 is shown  
22           at the top for reference. The new clock signal NEW at 160 and phase shifted new  
23           clock signal NEWP at 168 differ by only a small delay in the new clock signal 168.  
24           At time T0 both the new clock signals NEW and NEWP and the current clock  
25           signals CLK and CLKP are being produced at the output of switches 128 and 124  
26           and phase shifters 164 and 154. At this time, as a result of any previous clock  
27           speed change or because it is the initial clock speed, CLK is the same as NEW  
28           and CLKP is the same as NEWP. At time T1, the I/O write signal toggles from its  
29           normal logic low state to a logic high state in preparation for a frequency change.  
30           In this embodiment, the time T1 should be at approximately the same time as the

1 selection of a new speed at new speed register 140 and new speed switch 128, but  
2 this is not to be limiting as long as all four clocks are present at the NOR gate 180  
3 at time T2. At T1, it should be noted, it is possible for the signals NEW and NEWP  
4 to "glitch" as shown since a new clock signal is being switched at switch 128.  
5 However, no such transition is occurring at switch 124 as evidenced by no change  
6 in the signals CLK and CLKP at time T1.

7 At time T2, the transition from logic high to logic low of the I/O write signal  
8 enables the logic gate 180 to make an output transition to latch the new speed into  
9 the current speed latch 132 as soon as all of the input signals are at a logic low as  
10 shown by latch signal 174. Once this occurs, signals NEW and CLK are set equal  
11 as are signals NEWP and CLKP as shown at time T3 and beyond. It is noted that  
12 at times subsequent to time T3, the latch signal 174 periodically pulses in this  
13 embodiment whenever all of the input signals to logic gate 180 are at a logic low.  
14 However, at this time, the new speed signal 136 is equal to the current speed  
15 signal at 130 and no transition or glitching of the clocks occurs.

16 The process just described can be described as a process in accordance  
17 with the flow chart of **FIGURE 3** as process 300 starting at 302. If a frequency  
18 change is to occur at 306, the new clock frequency is stored in the new speed  
19 register 140 to set the value of the new speed at switch 128 at 310. The various  
20 states of the current clock and the new clock and their phase shifted versions are  
21 examined at 312 until the appropriate states of the clocks coincide at 318. Once  
22 this occurs, the new speed is latched into the current speed latch at 322 and the  
23 current clock is switched to the new clock according to the contents of the current  
24 speed latch at 330. The process then returns to 306 until the next frequency  
25 change.

26 Those skilled in the art will appreciate many variations are possible for the  
27 present invention. For example, although the present embodiment utilizes a simple  
28 NOR gate 180 as the decision making logic that initiates the speed change, in  
29 many embodiments it is only required that the signals CLK and NEW be equal as  
30 well as the signals CLKP and NEWP be equal for the transition to occur without

1 producing glitches and the like. In some embodiments, the there may be an  
2 advantage in the logic circuit detecting either high or low logic states, and those  
3 skilled in the art can readily adapt the current design to this preference without  
4 departing from the invention.

5 **FIGURE 4**, illustrates a circuit that can be used to detect a condition of all  
6 clock signals being at a logic high and equal, with the I/O write signal being  
7 essentially the same as the previous embodiment. This circuit can generally be  
8 used instead of the NOR gate 180 if detection of logic high levels is desirable. In  
9 this embodiment, the signals NEW and CLK are compared at a NAND gate 402  
10 while NEWP and CLKP are compared at NAND gate 404. The output of gates 402  
11 and 404 are applied along with the I/O write signal to a NOR gate 408 the output  
12 of which produces the latch signal. It is noted that the circuit arrangement 400 of  
13 **FIGURE 4** may produce a change in clock frequency at a different time than in the  
14 previous example, that is, when all of the signals are at a logic high state rather  
15 than a logic low state, but in general this is of little consequence. Those skilled in  
16 the art will appreciate that many other logic arrangements are possible to  
17 implement the clock change of the present invention without departing from the  
18 present invention. In another embodiment having similar results, a single four input  
19 NAND gate can substitute for the two NAND gates 402 and 404. Similarly, by  
20 substitution of an AND gate for NOR gate 408, an I/O write signal of inverted  
21 polarity could be used.

22 Referring now to **FIGURE 5**, another embodiment of a logic circuit suitable  
23 for replacing NOR gate 180 is illustrated in which exclusive OR gates 502 and 504  
24 respectively receive signals CLK and NEW at gate 502 and CLKP and NEWP at  
25 gate 504. Their outputs are again combined with the I/O write signal at NOR gate  
26 508 to produce the latch signal as an output. In the embodiment shown as circuit  
27 500 at **FIGURE 5**, whenever the signal CLK and NEW are equal and the signal  
28 CLKP and NEWP are equal and the I/O write signal is low, the latch signal is  
29 produced. Thus, the circuit of **FIGURE 5**, will institute a change in the frequency

1 if, for example, the two clock signals CLK and NEW are high while the phase  
2 shifted clock signals CLKP and NEWP are low (but equal). Similarly, if signals  
3 CLK and NEW are low and signals CLKP and NEWP are high the latch signal can  
4 be generated. In this example the only requirement for generating the latch signal  
5 imposed upon the clock signals is that the clock signals are equal and the phase  
6 shifted clock signals are equal. Many other variations of circuits to accomplish  
7 similar functions will occur to those skilled in the art without departing from the  
8 present invention.

9 In accordance with the preferred embodiment, the master clock may be a  
10 24 or 48MHz clock and the phase shift may be accomplished by a fixed delay of  
11 approximately 21nanoseconds. However, this is not to be considered limiting since  
12 variable or proportional delays could also be used. Since the I/O write signal 184  
13 and the clock speed select signal sent over bus 146 originate at the processor, the  
14 operational speed of the processor 144 can be adjusted under program control  
15 based on whatever conditions can be programmed into the microcontroller's  
16 processor 144. Moreover, the present arrangement occupies very little area on the  
17 microcontroller die and provides a simple solution to the problem of changing clock  
18 speeds.

19 While the invention has been described in conjunction with specific  
20 embodiments, it is evident that many alternatives, modifications, permutations and  
21 variations will become apparent to those skilled in the art in light of the foregoing  
22 description. Accordingly, it is intended that the present invention embrace all such  
23 alternatives, modifications and variations as fall within the scope of the appended  
24 claims.

25 What is claimed is:  
26